



Issued Date: Mar 16, 2006 Model No.: N141C2 - L01 Preliminary

TFT LCD Preliminary Specification

MODEL NO.: N141C2 - L01

Customer:	
Approved by:	
Note:	

Liquid Crystal	Display Division
QRA Division.	OA Head Division.
Approval	Approval
陳 第3 3 21 水一	数 95. 3. 16 流仁





Preliminary

- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID DATA STRUCTURE	12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 18
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 20
8. PRECAUTIONS 8.1 HANDLING PRECAUTIONS 8.2 STORAGE PRECAUTIONS 8.3 OPERATION PRECAUTIONS	 25
9. PACKING 9.1 CARTON 9.2 PALLET	 26
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CMO CARTON LABE	 28





Issued Date: Mar 16, 2006 Model No.: N141C2 - L01 **Preliminary**

REVISION HISTORY

Version	Date	Page (New)	Section	Description
1.0	Date Mar 16,'06	Page (New)		Preliminary specification was first issued.
		N	9	



Preliminary

1 GENERAL DESCRIPTION

1.1 OVERVIEW

N141C2 - L01 is a 14.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1440 x (3 RGB) x 900 WXGA+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for backlight is not built in.

1.2 FEATURES

- Thin and Light Weight
- WXGA+ (1440 x 900 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 2 pixel/clock
- RoHS compliance

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	303.48(H) X 189.675(V) (14.1 inch Diagonal)	mm	(1)
Bezel Opening Area	306.76 (H) x 192.8 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1440 x R.G.B. x 900	pixel	-
Pixel Pitch	0.21075 (H) x 0.21075 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	_	-
Surface Treatment	Glare, Reflection < 2%, 3H	-	-

1.5 MECHANICAL SPECIFICATIONS

It	em	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	319	319.5	320	mm	
Module Size	Vertical(V)	205	205.5	206	mm	(1)
	Depth(D)		7.2	7.5	mm	
We	eight		400	425	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions



Issued Date: Mar 16, 2006 Model No.: N141C2 - L01

Preliminary


ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	O I II	NOLE	
Storage Temperature	T _{ST}	-20	+60	ပ္	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	260/2	G/ms	(3), (5)	
	S _{NOP}		70/11	G/ms	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)	

- (a) 90 %RH Max. (Ta \leq 40 °C). Note (1)
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- The temperature of panel display surface area should be 0 °C Min. and 60 °C Max.. Note (2)

Relative Humidity (%RH)



- Note (3) 1 time for ± X, ± Y, ± Z. for Condition (260G / 2ms) is half Sine Wave,. 3 time for ± X, ± Y, ± Z. for Condition (70G / 11ms) is half Sine Wave
- Note (4) 10 ~ 200 Hz, 30 min/cycle,1cycles for each X, Y, Z axis.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The fixing condition is shown as below:





Preliminary

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	V _{cc}	-0.3	+4.0	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	V _{CC} +0.3	V	(1)	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Ullit	Note
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1), (2)
Lamp Current	ΙL	2.0	6.5	mA_{RMS}	(1) (2)
Lamp Frequency	F∟	45	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).



Preliminary

3 ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-
Ripple Voltage		V_{RP}	ı	ı	100	mV	-
Rush Current		I _{RUSH}	ı	ı	1.5	Α	(2)
Power Supply Current	White	lcc	ı	380	430	mA	(3)a
l ower Supply Current	Black		-	465	510	mA	(3)b
Logical Input Voltage	"H" Level	V _{IL}	-	-	+100	mV	-
"L" Level		V _{IH}	-100	-	-	mV	-
Terminating Resistor		R _T	-	100	-	Ohm	-
Power per EBL WG		P _{EBL}	-	3.19	-	W	(4)

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 °C, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.



Issued Date: Mar 16, 2006 Model No.: N141C2 - L01

Preliminary





b. Black Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.
 - (a) Vcc = 3.3 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
 - (d) The inverter used is provided from Sumida (www.sumida.com.tw). Please contact Sumida for detail information. CMO doesn't provide the inverter in this product.




Preliminary

3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol		Value	Unit	Note	
raiametei	Syllibol	Min.	Тур.	Max.	Offic	Note
Lamp Input Voltage	V_L	612	680	748	V_{RMS}	$I_{L} = 6.0 \text{ mA}$
Lamp Current	ΙL	2.0	6.0	6.5	mA_{RMS}	(1)
Lamp Turn On Voltage	Vs			1370 (25 °C)	V_{RMS}	(2)
Lamp rum on voltage				1450 (0 °C)	V_{RMS}	(2)
Operating Frequency	F_L	45		80	KHz	(3)
Lamp Life Time	L_BL	15,000			Hrs	(5)
Power Consumption	P_L		4.08		W	(4) , $I_L = 6.0 \text{ mA}$

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



- Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) $P_L = I_L \times V_L$
- Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition Ta = 25 ± 2 °C and I_L = 6 mArms until one of the following events occurs:
 - (a) When the brightness becomes or lower than 50% of its original value.
 - (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter







Preliminary

which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below.
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$.
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.








Issued Date: Mar 16, 2006 Model No.: N141C2 - L01 **Preliminary**

BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





Preliminary

5 INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V_{EDID}	DDC 3.3V Power		
5	NC	Non-Connection		
6	CLK _{EDID}	DDC Clock		
7	DATA _{EDID}	DDC Data		-
8	RXO0-	LVDS Differential Data Input (Odd)	Negative	
9	RXO0+	LVDS Differential Data Input (Odd)	Positive	
10	Vss	Ground		
11	RXO1-	LVDS Differential Data Input (Odd)	Negative	
12	RXO1+	LVDS Differential Data Input (Odd)	Positive	
13	Vss	Ground		
14	RXO2-	LVDS Differential Data Input (Odd)	Negative	
15	RXO2+	LVDS Differential Data Input (Odd)	Positive	
16	Vss	Ground		
17	RXOC-	LVDS Clock Data Input (Odd)	Negative	
18	RXOC+	LVDS Clock Data Input (Odd)	Positive	
19	Vss	Ground		
20	RxE0-	LVDS Differential Data Input (Even)	Negative	
21	RxE0+	LVDS Differential Data Input (Even)	Positive	
22	Vss	Ground		
23	RxE1-	LVDS Differential Data Input (Even)	Negative	
24	RxE1+	LVDS Differential Data Input (Even)	Positive	
25	Vss	Ground		
26	RxE2-	LVDS Differential Data Input (Even)	Negative	
27	RxE2+	LVDS Differential Data Input (Even)	Positive	
28	Vss	Ground		
29	RXEC-	LVDS Clock Data Input (Even)	Negative	
30	RXEC+	LVDS Clock Data Input (Even)	Positive	

Note (1) Connector Part No.: JAE-FI-XB30SRL-HF11 or equivalent

Note (2) User's connector Part No: JAE-FI-X30C2L or equivalent

Note (3) The first pixel is odd as shown in the following figure.







Issued Date: Mar 16, 2006 Model No.: N141C2 - L01

Preliminary


5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST- BHTR-02VS-1 or equivalent

Note (2) User's connector Part No.: SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





Preliminary

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

		Data Signal																	
				Re				Green				Blue							
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:			:		:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:			:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	ì.	:	:	:	:	:	1			:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:			:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0 <	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	l `´:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Preliminary

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

	& Display	and FPDI standards.		
Byte #	Byte	Field Name and Comments	Value	Value
(decimal)	#(hex)		(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N141C2-L01)	22	00100010
11	0B	ID product code (hex LSB first; N141C2-L01)	14	00010100
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	14	00010100
17	11	Year of manufacture (fixed year code)	10	00010000
18	12	EDID structure version # ("1")	01	0000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Active area horizontal 30.348cm	1E	00011110
22	16	Active area vertical 18.9675cm	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0	C0	11000000
26	1A	Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0	05	00000101
27	1B	Rx=0.597	98	10011000
28	1C	Ry=0.340	57	01010111
29	1D	Gx=0.320	52	01010010
30	1E	Gy=0.535	89	10001001
31	1F	Bx=0.152	27	00100111
32	20	By=0.125	20	00100000
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1 Standard timing ID # 1	01	00000001
40		Standard timing ID # 1 Standard timing ID # 2	01	00000001
	28		01	00000001
41	29	Standard timing ID # 2	UI	00000001





Preliminary

42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	-	01	00000001
		Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4		
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("88.75MHz", According to VESA CVT Rev1.1)	AB	10101011
55	37	# 1 Pixel clock (hex LSB first)	22	00100010
56	38	# 1 H active ("1440")	A0	10100000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1440 : 160")	50	01010000
59	3B	# 1 V active ("900")	84	10000100
60	3C	# 1 V blank ("26")	1A	00011010
61	3D	# 1 V active : V blank ("900 :26")	30	00110000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 6")	36	00110110
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48: 32 : 3 : 6")	00	00000000
66	42	# 1 H image size ("303 mm")	2F	00101111
67	43	# 1 V image size ("190 mm")	BE	10111110
68	44	# 1 H image size : V image size ("303 : 190")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N141C2-L01", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("4")	34	00110100
80	50	# 2 4th character of name ("1")	31	00110001
81	51	# 2 5th character of name ("C")	43	01000011
82	52	# 2 6th character of name ("2")	32	00110010
83	53	# 2 7th character of name ("-")	2D	00101101
84	54	# 2 8th character of name ("L")	4C	01001100
85	55	# 2 9th character of name ("0")	30	00110000
86	56	# 2 9th character of name ("1")	31	00110001



Preliminary

87	57	# 2 New line character indicates end of ASCII string	0A	00001010
88	58	# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("O")	4F	01001111
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N141C2-L01", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("4")	34	00110100
116	74	# 4 4th character of name ("1")	31	00110001
117	75	# 4 5th character of name ("C")	43	01000011
118	76	# 4 6th character of name ("2")	32	00110010
119	77	# 4 7th character of name ("-")	2D	00101101
120	78	# 4 8th character of name ("L")	4C	01001100
121	79	# 4 9th character of name ("0")	30	00110000
122	7A	# 4 9th character of name ("1")	31	00110001
123	7B	# 4 New line character indicates end of ASCII string	0A	00001010
124	7C	# 4 Padding with "Blank" character	20	00100000
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	6C	01101100



Issued Date: Mar 16, 2006 Model No.: N141C2 - L01

Preliminary


6 **INTERFACE TIMING**

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The specifications of input signal timing are as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	25	44.5	60	MHz	-
	Vertical Total Time	TV	910	926	1500	TH	-
DE	Vertical Addressing Time	TVD	900	900	900	TH	-
	Horizontal Total Time	TH	760	800	880	Tc	-
	Horizontal Addressing Time	THD	720	720	720	Tc	-

INPUT SIGNAL TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE





Issued Date: Mar 16, 2006 Model No.: N141C2 - L01

Preliminary

Timing Specifications:

0.5< $t1 \leq 10 \text{ msec}$

 $0 < t2 \le 50 \text{ msec}$

 $0 < t3 \le 50 \text{ msec}$

 $t4 \ge 500 \text{ msec}$

 $t5 \ge 200 \; msec$

 $t6 \ge 200 \, msec$

- Note (1) Please avoid floating state of interface signal at invalid period.
- Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow

t7 5 msec





Preliminary

7 OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

ltem	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V _{CC}	3.3	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS					
Inverter Current	IL	6.0	mA			
Inverter Driving Frequency	FL	61	KHz			
Inverter	Sumida H05-4915					

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


7.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		400	600			(2), (6)
Response Time		T_R		_	5	10	ms	(3)
		T_F			11	16	ms	(3)
Average Luminance of White (5 points)		L _{AVE}		180	220		cd/m ²	(4), (6)
Cross Modulation	on	D_{sha}				2	%	(5), (6)
13 Points White	Variation	δW				2.0		(6), (7)
13 Points CR Va	13 Points CR Variation		0.000			3.5		(6), (7)
White Variation		dL	θ_x =0°, θ_Y =0° Viewing Normal Angle			1.5	%/mm	(6), (8)
	Red	Rx	Aligie		0.590			
	Reu	Ry			0.340			
	Green	Gx			0.319	TYP		
Color	Orcen	Gy		TYP	0.541			
Chromaticity	Blue	Bx		-0.03	0.152	+0.03		
	Bido	Ву			0.125			(1) (6)
	White	Wx			0.313			(1), (6)
	vvriite	Wy			0.329			
	Horizontal	θ_{x} +		60	70			
Viewing Angle	Tionzonial	θ_{x} -	CR≥10	60	70		Dea	
viewing Angle	Vertical	θ _Y +	UR210	50	60		Deg.	
	Vertical	θ _Y -		50	60			

Issued Date: Mar 16, 2006 Model No.: N141C2 - L01

Preliminary

Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).

Note (3) Definition of Response Time (T_R, T_F):





Issued Date: Mar 16, 2006 Model No.: N141C2 - L01 **Preliminary**

Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (7)


Note (5) Definition of Cross Modulation (D_{SHA})

$$D_{SHA} = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 15 minutes in a windless room.





Issued Date: Mar 16, 2006 Model No.: N141C2 - L01


Preliminary

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 13 points

 $\delta W = Maximum [L (1) \sim L (13)] / Minimum [L (1) \sim L (13)]$

 C_{VER} = Maximum [CR (1) ~ CR (13)] / Minimum [CR (1) ~ CR (13)]



Note (8) Definition of Luminance Variation (dL):

Measure the luminance of gray level 63 along the 5 lines in Horizontal and Vertical direction which is described in below picture. The distance between measured point to next point is 5mm.

dL =
$$|B_{m-1} - B_m| / \{5 \times (B_1 + B_2 \cdots B_{n-1} + B_n)/n\} \times 100 \%$$

Where:


 B_x = Luminance of measured location x , x =1~n

 $2 \le m \le n$ where n ,m is an integer.





Preliminary







Preliminary

PRECAUTIONS 8

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 SAFETY PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.

Issued Date: Mar 16, 2006 Model No.: N141C2 - L01 **Preliminary**

9 **PACKAGING** 9.1 CARTON




Figure. 9-1 Packing method



Issued Date: Mar 16, 2006 Model No.: N141C2 - L01 **Preliminary**

9.2 PALLET




Figure. 9-2 Packing method



Preliminary

10 DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Toshiba consigned product ID:

ES stage: G33C0003BA10 ii. CS stage: G33C0003BB10 iii. MP stage: G33C0003B110

(b) Model Name: N141C2 - L01

(c) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.

(d) Serial ID: XXXXXXXXXYMDXNNNN Serial No. **CMO Internal Use** Year, Month, Date **CMO Internal Use** Revision **CMO Internal Use**

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product





Preliminary

10.2 CMO CARTON LABEL



The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

(a) PO. NO.: Printed by customer's request

(b) Part ID.: CMO pallet ID (c) Model Name: N141C1-L01

(d) Carton ID.: Packing sequence of product

(e) Quantity: Total shipping quantity by the order

